products > product profiles > MT9085B
MT9085B 1024 Channels TDM (ST-BUS) to Parallel Bus Access Circuit (PAC)
| Product Status - Production |
|
The MT9085 Parallel Access Circuit (PAC) provides an interface between an 8 bit, parallel time division multiplexed bus and a serial time division multiplexed bus. A single PAC device will accept data clocked out on the parallel bus of the MT9080 (SMX) and output it on 32/16 time division multiplexed serial bus streams. A second device can be configured to perform the conversion from the serial format into an SMX compatible parallel format. The time division, serial multiplexed streams may operate at 2.048 or 4.096 Mbps. The PAC generates all framing signals required by the SMX for 1024 and 2048 channel configurations.
Features
- Configurable for parallel-to-serial or serial-to-parallel conversion of 1024 channels
- Supports serial data rates of 2.048 or 4.096 Mbps
- Interfaces to MT9080 Switch Matrix Module (SMX)
- Generates all framing signals required in 1 K or 2 K switching applications
- Expandable to 2048 channel systems
- Compatible to ST-BUS
Typical Applications
-
Custom designed small and medium digital switch matrices using Zarlink's MT9080B
- Rate conversion applications
- Interfacing a parallel system bus to devices utilizing serial I/O
- Telephony: PBX, CO, digital cross connects, digital local loop
- Datacom: Integrated Access Concentrators, WAN/LAN gateways
Product Information
Top
Product Availability and Packaging
| Ordering Part No. |
Package Type |
No. of Pins |
Lead-free Option |
Shipping Option |
Lead Time (Weeks) |
Status |
 |
| MT9085BP1 |
PLCC |
68 |
Pb-free-Matte Tin |
Tubes. Bake & Drypack |
6-8 weeks |
Production |
| MT9085BPR1 |
PLCC |
68 |
Pb-free-Matte Tin |
Tape & Reel. Bake & Drypack |
6-8 weeks |
Production |
| MT9085BPR |
PLCC |
68 |
|
Tape & Reel. Bake & Drypack |
|
Obsolete |
| MT9085BP |
PLCC |
68 |
|
Tubes. Bake & Drypack |
CONTACT ZARLINK |
Refer to leadfree product |
Product Lead-Times when quoted are not guaranteed and are provided as a
general guideline only; they may be varied from time to time without
notice. Updated estimates or actual schedule commit dates will be provided
at the time of order placement with Zarlink or its distributor.
Top
Translation Disclaimer
The English language is the official language used in the
Content on this Site. Zarlink is not liable for any translation of the Content created through the use
of any automatic translation tool available on a third party site which this Site is hyperlinked to.
The translations are provided solely for your convenience. The translations will often contain errors.
| Copyright 2008, Zarlink Semiconductor Inc. All Rights Reserved. |
|
|
MT9085B Data Sheet
E-mail
PAGE CONTENTS
