products > product profiles > MT90401
MT90401 SONET/SDH System Synchronizer
| Product Status - Production |
|
The MT90401 is a digital phase locked loop (DPLL) that is designed to synchronize SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment. The MT90401 is used to ensure that the timing of outgoing signals remains within the limits specified by Telcordia, ANSI and the ITU during normal operation and in the presence of disturbances on the incoming synchronization signals. The MT90401 can operate in free-run, locked or holdover mode. The loop filter corner frequency can be selected to suit SONET applications or to suit SDH applications. The MT90401 uses an external 20MHz oscillator as its master clock and it does not require external loop filter components.
Features
- Meets requirements of Telcordia GR-253-CORE for SONET internal clocks and GR-1244 CORE for Stratum 3 clocks
- Meets requirements of ITU-T G.813 Option 1 and Option 2 for SDH Equipment Clocks (SEC)
- Provides OC-3/STM-1, DS3, E3, 19.44MHz, DS2, E1, T1, 8kHz and ST-BUS clock outputs
- Accepts two independent reference inputs
- Selectable 1.544MHz, 2.048MHz, 19.44MHz or 8kHz input reference frequencies
- Holdover accuracy of 0.02 ppm
- Output clock phase can be trimmed to support master-slave arrangements
- Hardware Mode, or optional Microport Mode with 8 bit microprocessor port access
- 3.3V supply
- JTAG boundary scan
Typical Applications
-
SONET/SDH Add/Drop multiplexers
- SONET/SDH uplinks
- Integrated access devices
- ATM edge switches
Product Information
Top
Models
Top
Product Availability and Packaging
| Ordering Part No. |
Package Type |
No. of Pins |
Lead-free Option |
Shipping Option |
Lead Time (Weeks) |
Status |
 |
| MT90401AB |
LQFP |
80 |
|
Trays |
6-8 weeks |
Production |
| MT90401AB1 |
LQFP |
80 |
Pb-free-Matte Tin |
Trays |
6-8 weeks |
Production |
Product Lead-Times when quoted are not guaranteed and are provided as a
general guideline only; they may be varied from time to time without
notice. Updated estimates or actual schedule commit dates will be provided
at the time of order placement with Zarlink or its distributor.
Top
Product Positioning
Top
Translation Disclaimer
The English language is the official language used in the
Content on this Site. Zarlink is not liable for any translation of the Content created through the use
of any automatic translation tool available on a third party site which this Site is hyperlinked to.
The translations are provided solely for your convenience. The translations will often contain errors.
| Copyright 2008, Zarlink Semiconductor Inc. All Rights Reserved. |
|
|
MT90401 Data Sheet
E-mail
PAGE CONTENTS
